

Fig. 1B

		7 0
1 2		7 8
A (DQ15) (Vss)		(Vcc) (DQ0)
B (2014) (4-10)		(100)
B (DQ14) (VssQ)	<u>160</u>	(VccQ) (DQ1)
C (VccQ) (DQ13)		(DQ2) (VssQ)
0 (000) (001)		(DQZ) (VSSQ)
D (DQ11) (DQ12)		(DQ3) (DQ4)
E (DQ10) (VssQ)		(VccQ) (DQ5)
F (VccQ) (DQ9)		(DQ6) (VssQ)
G (NC) (DQ8)		(DQ7) (NC)
H (NC) (Vss)		(Vcc) DQML)
(No.) 6041)		(ANTH) (OACH)
J (NC) DOMH		(WE#) (CAS#)
K (RP#) (CLK)		(RAS#) (NC)
		(IIAO)
L (VccP) (CKE)		(NC) (CS#)
		And Andrew
M (A11) (A9)		(BA1) (BA0)
		Marian Marian
N (A8) (A7)		(A0)(A10)
P (A6) (A5)		(A2) (A1)
D (Max) (Max)		(Non) (An)
R (A4) (Vss)		(Vcc) (A3)

Fig. 1C

,	
Cin 21	
Fig. $2A$	
\circ	
 	-
 	-
 	
 	-
Fig. 2B	




Fig. 2A





Fig. 2B









Fig. 4





DON'T CARE

Fig. 6



DIE: Each READ command may be to either bank. DQM is LO

Fig. 7





Fig. 8



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

DON'T CARE

Fig. 9




Fig. 10






Fig. 11




NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data.

DON'T CARE

Fig. 12



10



ADDRESS RANGE

	\$	arit Pr	on Col	in the state of th	
	3	FFF C00	FFH 00H	256K-Word Block 15	_210
Bank 3	3 3	BFF 800	FFH 00H	256K-Word Block 14	
	3	7FF 400	FFH 00H	256K-Word Block 13	
	3 3	3FF 000	FFH 00H	256K-Word Block 12	
	2 2	2 FFF 2 C00	FFH 00H	256K-Word Block 11	
X 2	Bank 2	BFF 800	FFH 00H	256K-Word Block 10	
Bank 2	2 2	7FF 400	FFH 00H	256K-Word Block 9	
	2	3FF 000	FFH 00H	256K-Word Block 8	
Bank 1	FFF C00	FFH 00H	256K-Word Block 7		
	BFF 800	FFH 00H	256K-Word Block 6		
	1	7FF 400	FFH 00H	256K-Word Block 5	
		3FF 000	FFH 00H	256K-Word Block 4	,
Bank 0	0	FFF C00	FFH 00H	256K-Word Block 3	
	Ö	BFF 800	FFH	256K-Word Block 2	
	Ŏ	7FF 400	FFH 00H	256K-Word Block 1	000
	0 0	3FF 000	FFH 00H	256K-Word Block 0	_220

Word-wide (x16)

Software Lock = Hardware-Lock Sectors
RP# = VHH to unprotect if either the
block protect or device protect bit is set.

Software Lock = Hardware-Lock Sectors
RP# = Vcc to unprotect but must be VHH
if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for detailed information.

Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23









Fig. 24













g. 29


DON'T CARE


₩ UNDEFINED



Hig. 30










Fig. 34